

FIG. 1A

FIG. 1B




FIG. 2

FIG. 3




FIG. 4A

FIG. 4B




FIG. 5




FIG. 6




FIG. 7




FIG. 8A





cycle	RTL
0	$r1 \leftarrow 0$
1	$r1 \leftarrow r1 * 5$
2	$r1 \leftarrow r1 + 4$
3	$st[r2], r1$
4	$st[r3], r1$

inst.	latency
mul	3
add	1

FIG. 9




FIG. 10A

FIG. 10B

FIG. 10C

The diagram illustrates inter-iteration dependencies between two iterations of a loop. It consists of two main blocks, 'iteration 1' and 'iteration 2', each containing a sequence of instructions numbered 0 to 7. The instructions are as follows:

- iteration 1:**
  - 0
  - 1 ← virt reg1
  - 2
  - 3
  - 4 virt reg1 ←
  - 5
  - 6 virt reg2 ←
  - 7 ← virt reg2
- iteration 2:**
  - 0
  - 1 ← virt reg1
  - 2
  - 3
  - 4 virt reg1 ←
  - 5
  - 6 virt reg2 ←
  - 7 ← virt reg2

Dependencies are indicated by dashed arrows:

- A 'Flow Dep.' arrow points from instruction 6 of iteration 1 to instruction 6 of iteration 2.
- A 'Cross-Iter Dep' arrow points from instruction 3 of iteration 1 to instruction 4 of iteration 2.




FIG. 13




FIG. 14A

FIG. 14B

FIG. 14C